Farhan Mahmud , Qurratul - Ain Minhas , Hasan Mahmood , Zia Muhammad , Hafiz Malik

نویسندگان

  • Farhan Mahmud
  • Qurratul-Ain Minhas
  • Hasan Mahmood
  • Zia Muhammad
  • Hafiz Malik
چکیده

Farhan Mahmud, Qurratul-Ain Minhas, Hasan Mahmood, and Zia Muhammad are with Department of Electronics, Quaid-i-Azam University, Islamabad, Pakistan Hafiz Malik is with Department of Electrical and Computer Engineering, University of Michigan-Dearborn, Dearborn, MI, USA [email protected], [email protected], [email protected], [email protected], [email protected] ever increasing radio spectrum demand. The ever changing behavior of communicating nodes in CRAHN warrants the need for efficient protocols and procedures where SUs can communicate efficiently without interfering with the PUs. Proceedings of the World Congress on Engineering 2014 Vol I, WCE 2014, July 2 4, 2014, London, U.K.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Solid State Fermentation for the production of Laccase by Neurospora sitophila using agro-wastes and its partial purification

1 Department of Biochemistry, Pir Mehr Ali Shah Arid Agriculture University Rawalpindi, Pakistan. 2 Department of Plant Breeding and Genetics, Pir Mehr Ali Shah Arid Agriculture University Rawalpindi, Pakistan. 3 Department of Chemistry and Biochemistry, University of Agriculture Faisalabad, Pakistan. 4 Pakistan Museum of Natural History, Islamabad, Pakistan. 5 Pakistan Science Foundation, Isla...

متن کامل

Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings

In this paper, we have implemented and designed a sorting network for reversible logic circuits synthesis in terms of n*n Toffoli gates. The algorithm presented in this paper constructs a Toffoli Network based on swapping bit strings. Reduction rules are then applied by simple template matching and removing useless gates from the network. Random selection of bit strings and reduction of control...

متن کامل

Efficient Wrapper/TAM Co-Optimization for SOC Using Rectangle Packing

The testing time for a system-on-chip(SOC) largely depends on the design of test wrappers and the test access mechanism(TAM).Wrapper/TAM co-optimization is therefore necessary to minimize SOC testing time . In this paper, we propose an efficient algorithm to construct wrappers that reduce testing time for cores. We further propose a new approach for wrapper/TAM co-optimization based on two-dime...

متن کامل

Wrapper/TAM Co-Optimization and Test Scheduling for SOCs Using Rectangle Bin Packing Considering Diagonal Length of Rectangles

This paper describes an integrated framework for SOC test automation. This framework is based on a new approach for Wrapper/TAM co-optimization based on rectangle packing considering the diagonal length of the rectangles to emphasize on both TAM widths required by a core and its corresponding testing time. In this paper, we propose an efficient algorithm to construct wrappers that reduce testin...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014